作者：刘砚一, 刘云飞

作者单位：南京林业大学信息科学技术学院, 江苏南京 210037

关键词：ADS7817模数转换器; 串行接口; FPGA器件; 状态机; 低功耗

摘要：

针对测控系统的微型化与低功耗的需求,提出了一种FPGA与串行模数转换器ADS7817的接口设计方案。ADS7817是一种新型的12位低功耗、具有串行接口的模数转换器,体积小,接线简单。设计中以FPGA作为主控制器,为ADS7817提供稳定的工作频率。同时通过接收上位机的命令字,对ADS7817发出采集启动与停止的信号,接收ADS7817输出的12位串行数据,并将之转换成16位并行数据发送到上位机。实验显示,时序仿真图完全符合设计要求,具有很好的工程应用前景。

ADS7817 and its interface design for FPGA

LIU Yan-yi, LIU Yun-fei

College of Information Science and Technology, Nanjing Forestry University, Nanjing 210037, China

Abstract: To satisfy the trend that measurement and control System is miniaturization and lower power consuming, a design scheme for interface between ADS7817 and FPGA has been proposed.ADS7817 is a new type 12 digits, low power consuming Analog-Digital converter with serial interface, its connection is very easy and it is of micro-package.In this scheme, FPGA acts as a main controller to provide timing sequence for ADS7817.At the same time, it receives the command from the upper PC to control the sample process of ADS7817, and it receives the data from ADS7817 and converts them from 12 digits to 16 then sent them to the upper PC.The experimental results show the timing sequence simulation diagram matches the design intention and this scheme could be applied to the engineering field for actually implementation.

Keywords: ADS7817; Serial interface; FPGA; Status machine; Low power consuming

2009, 35(1): 60-62  收稿日期: 2008-5-7;收到修改稿日期: 2008-7-23

基金项目: 

作者简介: 刘砚一(1975-),女,四川成都市人,讲师,主要从事测试计量技术及控制研究。

参考文献

[1] 宋万杰,罗 丰,吴顺君.CPLD技术及其应用[M].西安:西安电子科技大学出版社,2001.
[2] 《集成电路特性代换手册》编译组.A-D/D-A转换器IC特性代换手册[M].福州:福建科学技术出版社,2000.
[3] 潘 松,王国栋.VHDL实用教程[M].成都:电子科技大学出版社,2001.
[4] 曾繁泰,陈美金.VHDL程序设计[M].北京:清华大学出版社,2001.
[5] 甘 历.VHDL应用与开发实践[M].北京:科学出版社,2003.
[6] 程 达,唐宏昊,邢玉秀.基于FPGA的简易逻辑分析仪设计[J].国外电子元器件,2008,(11):25-26.
[7] 褚振勇,翁木云.FPGA设计及应用[M].西安:西安电子科技大学出版社,2003.
[8] 王小军,乔长阁.VHDL简明教程[M].北京:清华大学出版社,1998.
[9] 黄 锐,唐继勇,张 磊.基于FPGA的多DSP系统接口电路设计[J].中国测试技术,2008,34(3):71-73.
[10] 廖裕评,陆瑞强.CPLD数字电路设计——使用MAX+Plus II[M].北京:清华大学出版社,2001.