作者：张洪彬, 柳吉龄, 齐伟, 刘振伟

作者单位：解放军63936部队, 北京 102202

关键词：CPLD; FIFO; EPP; 数据采集

摘要：

介绍了一种利用高速A/D、高速FIFO、CPLD和计算机EPP接口实现高速数据采集的设计方案。该方案由CPLD控制高速A/D转换和高速FIFO的读写以及与EPP接口的数据传输,从而很好地解决了数据的高速存储,并可以很方便的与计算机进行数据交换。本文对系统的各主要部分进行了分别的介绍,最后给出系统的实现原理图。

Realization of a high-speed data acquirement system

ZHANG Hong-bin, LIU Ji-ling, QI Wei, LIU Zhen-wei

The Unit of 63936 PLA, Beijing 102202, China

Abstract: By the use of high-speed AD, FIFO, CPLD, EPP port, a high-speed data acquirement system was designed. This scheme solves high-speed data storage and it is convenience to exchange data with computer. The main parts of this data acquirement system were introduced and the scheme of realization was also mentioned.

Keywords: CPLD; FIFO; EPP; Data acquirement

2007, 33(1): 125-127  收稿日期: 2006-4-14;收到修改稿日期: 2006-6-8

基金项目: 

作者简介: 

参考文献

[1] 代芬,等.CPLD在高速数据采集系统中的应用[J].电子技术应用,2003,2:75-77.
[2] 张利.PC机打印口的原理及应用开发[M].北京:清华大学出版社,1996.
[3] CMOS Asynchronous FIFODATASHEET. Integrated Device Technology Inc.http://www.idt.com.
[4] 于长胜,周永勤.基于CPLD的高速采集系统设计[J].应用科技,2006,33(4):13-15.
[5] 徐志军,徐光辉.CPLD/FPGA的开发与应用[M].北京:电子工业出版社,2002.
[6] 黄正谨,徐坚,章小丽.CPLD系统设计技术入门与应用[M].北京:电子工业出版社,2002.